Mentor Graphics
View Technical Publication Library

Mocana NanoSSH - Embedded SSH Client and Server

paper    

ASIC Prototyping with FPGAs
Recently, there is a growing use of FPGAs to prototype ASICs as part of an ASIC verification methodology. With development costs for ASICs approaching $20M, avoiding a respin by prototyping with FPGAs is attractive alternative. This paper explorers the key issues designers should consider when developing and ASIC prototyping methodology.
preview: http://www.mentor.com  

paper    

FPGA Resource Management
Producing optimal implementations for designs targeted to today's advanced FPGAs is increasingly dominated by the ability of the user to take advantage of dedicated resources such as block RAMs, multipliers and DSP blocks. What is needed is a way to give expert control to every user, providing early visibility into mapping choices and the ability to easily investigate alternate implementations. While synthesis tools do a good job of properly...
preview: http://www.mentor.com  

paper    

FPGAs: Fast Track to DSP
DSPs are found throughout the world of electronic equipment, from cell phones to flat-screen TVs. Dedicated DSP processors and cores are still a widely popular means of achieving digital signal processing needs. But as CPUs have incorporated arithmetic coprocessors and extensions that optimize digital signal processing tasks, and as other silicon alternatives have emerged, the necessity of a separate DSP device is no longer viewed as...
preview: http://www.mentor.com  

paper    

Incremental FPGA Synthesis
As FPGA devices have grown larger and more complex, the design process has become more challenging. Designers must now contend with a large number of complex embedded blocks in a single FPGA. This increase in functionality has led to long runtimes and difficulties in achieving timing closure. As a result, designers have turned to incremental design to alleviate this problem; however, the currently available solution requires designers to...
preview: http://www.mentor.com  

paper    

Managing Timing Constraints with Precision Synthesis
Managing timing constraints often seems like the painful but necessary evil of FPGA design. But 'proper constraints are part of proper FPGA design,' and adhering to a constraint methodology is important for implementing a design correctly. With more complex clocking schemes in today's FPGAs and the prevalence of high-speed I/O interfaces, constraint management is even more critical to system design. Without proper timing constraints,...
preview: http://www.mentor.com  

more 1   2